Skip to content

Clock data compensation aware clock tree synthesis in digital circuits with adaptive clock generation.

Taesik Na, Jong Hwan Ko, Saibal Mukhopadhyay

VenueADATE
Year2017
ProceedingsDATE

Browse the full DATE paper archive.