Clock data compensation aware clock tree synthesis in digital circuits with adaptive clock generation.
Taesik Na, Jong Hwan Ko, Saibal Mukhopadhyay
Browse the full DATE paper archive.
Taesik Na, Jong Hwan Ko, Saibal Mukhopadhyay
Browse the full DATE paper archive.