Improving the Process-Variation Tolerance of Digital Circuits Using Gate Sizing and Statistical Techniques.

Osama Neiroukh, Xiaoyu Song

Browse the full DATE paper archive.