Skip to content

FPGA synthesis for minimum area, delay and power.

Kuo-Rueih Ricky Pan, Massoud Pedram

VenueADATE
Year1996
ProceedingsED&TC

Browse the full DATE paper archive.