Checking and deriving module paths in Verilog cell library descriptions.

Matthias Raffelsieper, Mohammad Reza Mousavi, Chris W. H. Strolenberg

Browse the full DATE paper archive.