Skip to content

Aiding to Multimedia Accelerators: A Hardware Design for Efficient Rounding of Binary Floating Point Numbers.

Mahendra Rathor, Vishesh Mishra, Urbi Chatterjee

VenueADATE
Year2023
ProceedingsDATE

Browse the full DATE paper archive.