A low-SER efficient core processor architecture for future technologies.

Eduardo Luis Rhod, Carlos Arthur Lang Lisba, Luigi Carro

Browse the full DATE paper archive.