Power and Timing Modeling for ASIC Designs.

Wolfgang Roethig, A. M. Zarkesh, M. Andrews

Browse the full DATE paper archive.