Automatic fault extraction and simulation of layout realistic faults for integrated analogue circuits.

Christian Sebeke, J. P. Teixeira, Michael J. Ohletz

Browse the full DATE paper archive.