Minimizing the number of process corner simulations during design verification.

Michael Shoniker, Bruce F. Cockburn, Jie Han, Witold Pedrycz

Browse the full DATE paper archive.