Two approaches for developing generic components in VHDL.

Vytautas Stuikys, Giedrius Ziberkas, Robertas Damasevicius, Giedrius Majauskas

Browse the full DATE paper archive.