Benchmarking Large Language Models for Automated Verilog RTL Code Generation.

Shailja Thakur, Baleegh Ahmad, Zhenxing Fan, Hammond Pearce, Benjamin Tan, Ramesh Karri, Brendan Dolan-Gavitt, Siddharth Garg

Browse the full DATE paper archive.