Skip to content

A High-Speed Transceiver Architecture Implementable as Synthesizable IP Core.

Andreas Wortmann, Sven Simon, Matthias Mller

VenueADATE
Year2004
ProceedingsDATE

Browse the full DATE paper archive.