Capturing post-silicon variation by layout-aware path-delay testing.

Xiaolin Zhang, Jing Ye, Yu Hu, Xiaowei Li

Browse the full DATE paper archive.