Skip to content

Design of Multi-Output Switched-Capacitor Voltage Regulator via Machine Learning.

Zhiyuan Zhou, Syrine Belakaria, Aryan Deshwal, Wookpyo Hong, Janardhan Rao Doppa, Partha Pratim Pande, Deukhyoun Heo

VenueADATE
Year2020
ProceedingsDATE

Browse the full DATE paper archive.