An Instruction Set Architecture Based Code Compression Scheme for Embedded Processors.

Sreejith K. Menon, Priti Shankar

Browse the full DCC paper archive.