A design of an area-efficient 10-GHz phase-locked loop for source-synchronous, multi-channel links in 90-nm CMOS technology.

Woo-Rham Bae, Deog-Kyoon Jeong, Byoung-Joo Yoo

Browse the full DDECS paper archive.