Skip to content

A chaos-based pseudo-random bit generator implemented in FPGA device.

Pawel Dabal, Ryszard Pelka

VenueCDDECS
Year2011
ProceedingsDDECS

Browse the full DDECS paper archive.