An efficient hardware architecture for inter-prediction in H.264/AVC encoders.

Nam-Khanh Dang, Xuan-Tu Tran, Alain Merirot

Browse the full DDECS paper archive.