A 12-bit fully differential 2MS/s successive approximation analog-to-digital converter with reduced power consumption.

Milos Davidovic, Gerald Zach, Horst Zimmermann

Browse the full DDECS paper archive.