Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DDECS
/
Paper
Hardware efficient design of Variable Length FFT Processor.
Vinay Gautam
,
Kailash Chandra Ray
,
Pauline C. Haddow
Venue
C
DDECS
Year
2011
Proceedings
DDECS
DBLP record
conf/ddecs/GautamRH11 ↗
Browse the full
DDECS paper archive
.