FPGA architecture for fast floating point matrix inversion using uni-dimensional systolic array based structure.

Ondrej Hnilicka

Browse the full DDECS paper archive.