A novel architecture for LZSS compression of configuration bitstreams within FPGA.

Radek Isa, Jir Matousek

Browse the full DDECS paper archive.