Fast just-in-time translated simulator for ASIP design.

Zdenek Prikryl, Jakub Kroustek, Tomas Hruska, Dusan Kolr

Browse the full DDECS paper archive.