Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DDECS
/
Paper
Implementation of Dynamically Reconfigurable Test Architecture for FPGA Circuits.
Martin Rozkovec
Venue
C
DDECS
Year
2008
Proceedings
DDECS
DBLP record
conf/ddecs/Rozkovec08 ↗
Browse the full
DDECS paper archive
.