A Parallel VLSI Architecture for 1-Gb/s, 2048-b, Rate-1/2 Turbo Gallager Code Decoder.

Pasquale Ciao, Giulio Colavolpe, Luca Fanucci

Browse the full DSD paper archive.