Generation of VHDL Code from UML/MARTE Sequence Diagrams for Verification and Synthesis.

Emad Samuel Malki Ebeid, Davide Quaglia, Franco Fummi

Browse the full DSD paper archive.