High Performance CMOS 2-input NAND Based on Low-race Split-level Charge-recycling Pass-transistor Logic.

Jose Carlos Garcia-Montesdeoca, Juan A. Montiel-Nelson, Saeid Nooshabadi

Browse the full DSD paper archive.