Skip to content

SDIVA: Structural Delay Insensitivity Verification Analysis Method for Bit-Level Pipelined Systolic Arrays with Early Output Evaluation.

A. Neslin Ismailoglu, Murat Askar

VenueCDSD
Year2008
ProceedingsDSD

Browse the full DSD paper archive.