Low Latency Recovery from Transient Faults for Pipelined Processor Architectures.

Marcus Jeitler, Jakob Lechner

Browse the full DSD paper archive.