Hardware architecture for high throughput event visual data filtering with matrix of IIR filters algorithm.

Marcin Kowalczyk, Tomasz Kryjak

Browse the full DSD paper archive.