Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DSD
/
Paper
PCG: Partially Clock-Gating Approach to Reduce the Power Consumption of Fault-Tolerant Register Files.
Alireza Namazi
,
Meisam Abdollahi
Venue
C
DSD
Year
2017
Proceedings
DSD
DBLP record
conf/dsd/NamaziA17 ↗
Browse the full
DSD paper archive
.