AEGIS+AES folded architecture for FPGA.

Joo Carlos Resende, Ricardo Chaves

Browse the full DSD paper archive.