SMART: Investigating the Impact of Threshold Voltage Suppression in an In-SRAM Multiplication/Accumulation Accelerator for Accuracy Improvement in 65 nm CMOS Technology.

Saeed Seyedfaraji, Baset Mesgari, Semeen Rehman

Browse the full DSD paper archive.