An on Chip Network inside a FPGA for Run-Time Reconfigurable Low Latency Grid Communication.

Jochen Strunk, Toni Volkmer, Wolfgang Rehm, Heiko Schick

Browse the full DSD paper archive.