An Efficient Hardware Architecture for Packet Re-sequencing in Network Processors MPSoCs.

Shadi Traboulsi, Michael Meitinger, Rainer Ohlendorf, Andreas Herkersdorf

Browse the full DSD paper archive.