Design of a SystemVerilog-Based Sigma-Delta ADC Real Number Model.

Constantina Tsechelidou, Nikolaos Georgoulopoulos, Alkiviadis A. Hatzopoulos

Browse the full DSD paper archive.