Skip to content

Reconfigurable Traffic-Aware Radio Interconnect for a 2048-core Chip Multiprocessor.

Eren Unlu, Christophe Moy

VenueCDSD
Year2015
ProceedingsDSD

Browse the full DSD paper archive.