A unified model for timing speculation: Evaluating the impact of technology scaling, CMOS design style, and fault recovery mechanism.

Marc de Kruijf, Shuou Nomura, Karthikeyan Sankaralingam

Browse the full DSN paper archive.