Design with low complexity fine-grained Dual Core Lock-Step (DCLS) RISC-V processors.

Pegdwende Romaric Nikiema, Angeliki Kritikakou, Marcello Traiola, Olivier Sentieys

Browse the full DSN paper archive.