A Bit Plane Architecture For An Image Analysis Processor Implemented With P.L.C.A. Gate Array.

Jean-Claude Klein, Franois Collange, Michel Bilodeau

Browse the full ECCV paper archive.