How to Speed-Up Fault-Tolerant Clock Generation in VLSI Systems-on-Chip via Pipelining.

Matthias Fgger, Andreas Dielacher, Ulrich Schmid

Browse the full EDCC paper archive.