Combining watchdog processor with instruction cache locking for a fault-tolerant, predictable architecture applied to fixed-priority, preemptive, multitasking real-time systems.

Antonio Mart Campoy, Francisco Rodrguez-Ballester

Browse the full ETFA paper archive.