Efficient Scheduling for Design Exploration with Imprecise Latency and Register Constraints.

Chantana Chantrapornchai, Wanlop Surakumpolthorn, Edwin Hsing-Mean Sha

Browse the full EUC paper archive.