Execution Latency Reduction via Variable Latency Pipeline and Instruction Reuse.

Toshinori Sato, Itsujiro Arita

Browse the full EuroPar paper archive.