An FPGA implementation of pipelined multiplicative division with IEEE Rounding.

Ronen Goldberg, Guy Even, Peter-Michael Seidel

Browse the full FCCM paper archive.