Bit-serial pipeline synthesis for multi-FPGA systems with C++ design capture.

Tsuyoshi Isshiki, Wayne Wei-Ming Dai

Browse the full FCCM paper archive.