BitSys: Bitwise Systolic Array Architecture for Multi-precision Quantized Hardware Accelerators.

Yuhao Liu, Salim Ullah, Akash Kumar

Browse the full FCCM paper archive.