An FPGA architecture for DRAM-based systolic computations.

Norman Margolus

Browse the full FCCM paper archive.