RapidPnR: Accelerating the Physical Design for FPGAs via Design-Level Parallelism.

Wanzheng Weng, Pingqiang Zhou

Browse the full FCCM paper archive.