SMART: High-Performance SAR ATR Through Model-Architecture Co-Design on FPGA.

Sachini Wickramasinghe, Yi-Chien Lin, Cauligi S. Raghavendra, Viktor K. Prasanna

Browse the full FCCM paper archive.